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Abstract Heterogeneous many-cores are now an integral part of modern comput-
ing systems ranging from embedding systems to supercomputers. While heteroge-
neous many-core design offers the potential for energy-efficient high-performance,
such potential can only be unlocked if the application programs are suitably par-
allel and can be made to match the underlying heterogeneous platform. In this
article, we provide a comprehensive survey for parallel programming models for
heterogeneous many-core architectures and review the compiling techniques of
improving programmability and portability. We examine various software opti-
mization techniques for minimizing the communicating overhead between hetero-
geneous computing devices. We provide a road map for a wide variety of different
research areas. We conclude with a discussion on open issues in the area and po-
tential research directions. This article provides both an accessible introduction to
the fast-moving area of heterogeneous programming and a detailed bibliography
of its main achievements.
Keywords Heterogeneous Computing · Many-Core Architectures · Parallel
Programming Models
1 Introduction
Heterogeneous many-core systems are now commonplace [158,159]. The combina-
tion of using a host CPU together with specialized processing units (e.g., GPGPUs,
XeonPhis, FPGAs, DSPs and NPUs) has been shown in many cases to achieve
orders of magnitude performance improvement. As a recent example, Google’s Ten-
sor Processing Units (TPUs) are application-specific integrated circuits (ASICs)
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Table 1 The on-node parallel programming models for the top10 supercomputers (as of
November 2019).
Rank Name Compute node architecture Heterogeneous? Programming models
#1 Summit
IBM POWER9 22C CPU (x2)+
NVIDIA Volta GV100 (x6)
YES CUDA/OpenMP
#2 Sierra
IBM POWER9 22C CPU (x2)+
NVIDIA Volta GV100 (x4)
YES CUDA/OpenMP
#3 TaihuLight Sunway SW26010 260C YES Athread/OpenACC
#4 Tianhe-2A
Intel Xeon E5-2692v2 12C CPU (x2)+
Matrix-2000 (x2)
YES OpenCL/OpenMP
#5 Frontera Xeon Platinum 8280 28C CPU NO OpenMP
#6 Piz Daint
Xeon E5-2690v3 12C CPU (x1)+
NVIDIA Tesla P100 (x1)
YES CUDA
#7 Trinity
Intel Xeon E5-2698v3 16C CPU &
Intel Xeon Phi 7250 68C
NO OpenMP
#8 ABCI
Intel Xeon Gold 6148 20C CPU (x2)+
NVIDIA Tesla V100 SXM2 (x4)
YES CUDA
#9 SuperMUC-NG Intel Xeon Platinum 8174 24C CPU NO OpenMP
#10 Lassen
IBM POWER9 22C CPU (x2)+
NVIDIA Tesla V100 (x4)
YES CUDA/OpenMP
to accelerate machine learning workloads [161]. Typically, the host CPU of a het-
erogeneous platform manages the execution context while the computation is of-
floaded to the accelerator or coprocessor. Effectively leveraging such platforms not
only enables the achievement of high performance, but increases energy efficiency.
These goals are largely achieved using simple, yet customized hardware cores that
use area more efficiently with less power dissipation [69].
The increasing importance of heterogeneous many-core architectures can be
seen from the TOP500 and Green500 list, where a large number of supercomputers
are using both CPUs and accelerators [23, 44]. A closer look at the list of the
TOP500 supercomputers shows that seven out of the top ten supercomputers
are built upon heterogeneous many-core architectures (Table 1). On the other
hand, this form of many-core architectures is being taken as building blocks for
the next-generation supercomputers. e.g., three US national projects (Aurora [36],
Frontier [38], and El Capitan [37]) will all implement a heterogeneous CPU-GPU
architecture to deliver its exascale supercomputing systems.
The performance of heterogeneous many-core processors offer a great deal of
promise for future computing systems, yet their architecture and programming
model significantly differ from the conventional multi-core processors [59]. This
change has shifted the burden onto programmers and compilers [132]. In particu-
lar, programmers have to deal with heterogeneity, massive processing cores, and a
complex memory hierarchy. Thus, programming heterogeneous many-core archi-
tectures are extremely challenging.
How to program parallel machines has been a subject of research for at least
four decades [122]. The main contextual difference between now and the late
80s/early 90s is that heterogeneous parallel processing will be shortly a main-
stream activity affecting standard programmers rather than a high-end elite en-
deavour performed by expert programmers. This changes the focus from one where
raw performance was paramount to one where programmer productivity is criti-
cal. In such an environment, software development tools and programming models
that can reduce programmer effort will be of considerable importance.
In this work, we aim to demystify heterogeneous computing and show hetero-
geneous parallel programming is a trustworthy and exciting direction for systems
research. We start by reviewing the historical development and the state-of-the-art
of parallel programming models for heterogeneous many-cores by examining solu-
tions targeted at both low-level and high-level programming (Section 2). We then
discuss code generation techniques employed by programming models for improv-
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ing programmability and/or portability (Section 3), before turning our attention
to software techniques for optimizing the communication overhead among hetero-
geneous computing devices (Section 4). Finally, we outline the potential research
directions of heterogeneous parallel programming models (Section 5).
2 Overview of Parallel Programming Models
Parallel programming model acts as the bridge between programmers and parallel
architectures. To use the shared memory parallelism on multi-core CPUs, parallel
programming models are often implemented on threading mechanisms such as the
POSIX threads [47]. When it comes to heterogeneous many-cores, we have to deal
with the heterogeneity between host and accelerators. And parallel programming
models have to introduce relevant abstractions of controlling them both, which is
the focus of this survey work.
Figure 1 summarizes the family of parallel programming models for heteroge-
neous many-core architectures. Based on the performance-programmability trade-
off, we categorize them into low-level programming models (Section 2.1) and high-
level programming models (Section 2.2). The expected application performance
increases from high-level programming models to low-level programming models,
whereas the programmability decreases.
The low-level programming models are closest to the many-core architectures,
and expose the most hardware details to programmers through data structures
and/or APIs. These models are typically bound to specific hardware architec-
tures, and are also known as native programming models. In contrast, the high-
level programming models raise the languages’ abstraction level, and hide more
architecture details than the low-level models. Thus, the high-level models often
enable better programmability.
2.1 Low-level Parallel Programming Models
2.1.1 Prelude of GPGPU Programming
The GPU Shading Lanuages At early 2000s, commodity graphics hardware
was rapidly evolving from a fixed function pipeline into a programmable vertex
and fragment processor. Originally, these programmable GPUs could only be pro-
grammed using assembly language. Later, Microsoft and NVIDIA introduced their
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Fig. 1 The family of parallel programming models for heterogeneous many-core architectures.
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C-like programming languages, HLSL and Cg respectively, that compile to GPU
assembly language [14,143]. The shading languages make it easier to develop pro-
grams incrementally and interactively. This is achieved by using a high-level shad-
ing language, e.g., Cg, based on both the syntax and the philosophy of C.
Although these shading languages can hide details of the graphics pipeline
(e.g., the number of stages or the number of passes), they are specialized for real-
time shading and remain very graphics-centric [64]. In particular, these high-level
shading languages do not provide a clean abstraction for general-purpose comput-
ing on graphics hardware. Programs operate on vertices and fragments separated
by a rasterization stage; memory is divided up into textures and framebuffers; the
interface between the graphics hardware and host is through a complex graphics
API. This often prevents applying the graphics hardware onto new applications.
Brook for GPGPUs The graphics processors feature instruction sets general
enough to perform computation beyond the rendering domain. Applications such
as linear algebra operators [131], numerical simulation [111], and machine learning
algorithms [175] have been ported to GPUs and achieved a remarkable speedup
over traditional CPUs. These research works demonstrate the potential of graphics
hardware for more general-purpose computing tasks, i.e., GPGPUs.
The first work to explore this idea is the Brook programming system [64].
By introducing the concepts of streams, kernels and reduction operators, Brook
abstracts the GPU as a streaming processor. This abstraction is achieved by vir-
tualizing various GPU hardware features with a compiler and runtime system.
The Brook language is an extension to the standard ANSI C and is designed to
incorporate the idea of data parallel computing and arithmetic intensity. A Brook
program consists of legal C code plus syntactic extensions to denote streams and
kernels. The Brook programming system consists of BRCC and BRT. BRCC is a source-
to-source compiler which translates Brook codes (.br) into C++ codes (.cpp). BRT
is a runtime software which implements the backend of the Brook primitives for
target hardware. We regard Brook as an origin work for programming GPGPUs,
and other parallel programming models for heterogeneous many-cores inherit many
features from it.
2.1.2 Vendor-Specific Programming Models
Vendor-specific programming models are bound to vendors and their manufactured
hardware. The typical heterogeneous many-core architectures include Cell/B.E.,
NVIDIA GPU, AMD GPU, Intel XeonPhi, FPGA, DSP, and so on [63]. Hardware
vendors introduces their unique programming interfaces, which are restricted to
their own products. This section examines each many-core architecture and its
native programming models.
libSPE for IBM Cell Broadband Engine The Cell Broadband Engine Ar-
chitecture (CEBA) and its first implementation Cell/B.E. is a pioneering work of
heterogeneous computing [105, 121]. Cell/B.E. [162] was designed by a collabora-
tion effort between Sony, Toshiba, and IBM (STI), and takes a radical departure
from conventional multi-core architectures. Instead of integrating identical com-
modity hardware cores, it uses a conventional high performance PowerPC core
(PPE) which controls eight simple SIMD cores (i.e., Synergistic Processing Ele-
ments, SPEs). Each SPE contains a synergistic processing unit (SPU), a local store,
Title Suppressed Due to Excessive Length 5
and a memory flow controller (MFC). Prior works have demonstrated that a wide
variety of algorithms on the Cell/B.E. processor can achieve performance that is
equal to or significantly better than a general-purpose processor [52, 69, 172, 198].
Its architecture variant, i.e., PowerXCell 8i, has been used to build the first peta-
scale supercomputer, Roadrunner [55, 128,130].
Programming the CEBA processor is challenging [74]. IBM developed IBM
SDK for Multicore Acceleration with a suite of software tools and libraries [50].
The SDK provides various levels of abstractions, ranging from the low-level man-
agement library to the high-level programming models, to tap the Cell’s potential.
Managing the code running on the SPEs of a CEBA-based system can be done
via the libspe library (SPE runtime management library) that is part of the SDK
package [50]. This library provides a standardized low-level programming interface
that manages the SPE threads, and enables communication and data transfer be-
tween PPE threads and SPEs. Besides, the SDK contains high-level programming
frameworks to assist the development of parallel applications on this architecture.
CUDA for NVIDIA GPUs NVIDIA implemented the unified shader model,
where all shader units of graphics hardware are capable of handling any type of
shading tasks, in the Tesla and its subsequent designs [13]. Since G80, NVIDIA’s
GPU architecture has evolved from Tesla [141,199], Fermi [2], Kepler [7], Maxwell [6],
Pascal [8], Volta [10], to Turing [15]. Each generation of NVIDIA’s microarchitec-
ture introduces new features based on its previous one, e.g., the Volta architecture
features tensor cores that have superior deep learning performance over regular
CUDA cores.
NVIDIA introduces CUDA to program its computing architecture for general-
purpose computation [29]. The CUDA programming model works with program-
ming languages such as C, C++, and Fortran. A CUDA program calls parallel
kernels, with each executing in parallel across a set of threads. The programmer
organizes these threads in thread blocks and grids of thread blocks. The GPU in-
stantiates a kernel program on a grid of parallel thread blocks. Each thread within
a thread block executes an instance of the kernel, and has a thread ID within
its thread block, program counter, registers, and per-thread private memory. This
accessibility makes it easier for us to use GPU resources.
With CUDA, NVIDIA GPUs have been used to speed up both regular ap-
plications [99, 181] and irregular ones [117, 149], with an impressive performance
increase over multi-core CPUs. Nevertheless, Lee et al. argue that the performance
gap can be narrowed by applying optimizations for both CPUs and GPUs [135].
Table 1 shows that five of the top ten supercomputers use NVIDIA GPUs as the
accelerators. The GPU-enabled architectures will continue to play a key role in
building future high-performance computing systems.
CAL/ROCm for AMD GPUs AMD/ATI was the first to implement the uni-
fied shader model in its TeraScale design, leveraging flexible shader processors
which can be scheduled to process a variety of shader types [13]. The TeraScale
is based upon a very long instruction word (VLIW) architecture, in which the
core executes operations in parallel. The Graphics Core Next (GCN) architecture
moved to a RISC SIMD microarchitecture, and introduced asynchronous comput-
ing [12]. This design makes the compiler simpler and leads to a better utilization
of hardware resources. The RDNA (Radeon DNA) architecture is optimized for
efficiency and programmability, while offering backwards compatibility with the
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GCN architecture [16]. As the counterpart to the gaming-focused RDNA, CDNA
is AMD’s compute-focused architecture for HPC and ML workloads.
Close-To-the-Metal (CTM) is a low-level programming framework for AMD’s
GPUs. This framework enables programmers to access AMD GPUs with a high-
level abstraction, Brook+ [1], which is an extension to the Brook GPU specification
on AMD’s compute abstraction layer (CAL) [3]. Then AMD renamed the frame-
work as AMD APP SDK (Accelerated Parallel Programming) built upon AMD’s
CAL, with an OpenCL programming interface. In November 2015, AMD released
its “Boltzmann Initiative” and the ROCm open computing platform [34]. ROCm
has a modular design which lets any hardware-vendor drivers support the ROCm
stack [34]. It also integrates multiple programming languages, e.g., OpenCL and
HIP, and provides tools for porting CUDA codes into a vendor-neutral format [25].
At the low level, ROCm is backed by a HSA-compliant language-independent run-
time, which resides on the kernel driver [35].
On AMD GPUs, a kernel is a single sequence of instructions that operates on
a large number of data parallel work-items. The work-items are organized into
architecturally visible work-groups that can communicate through an explicit lo-
cal data share (LDS). The shader compiler further divides work-groups into mi-
croarchitectural wavefronts that are scheduled and executed in parallel on a given
hardware implementation. Both AMD and NVIDIA use the same idea to hide the
data-loading latency and achieve high throughput, i.e., grouping multiple threads.
AMD calls such a group a wavefront, while NVIDIA calls it a warp.
MPSS/COI for Intel XeonPhis Intel XeonPhi is a series of x86 manycore
processors, which inherit many design elements from the Larrabee project [173].
It uses around 60 cores and 30 MB of on-chip caches, and features a novel 512-bit
vector processing unit within a core [92]. This architecture has been used to build
the Tianhe-2 supercomputer, which was ranked the world’s fastest supercomputer
in June 2013 [42].
The main difference between an XeonPhi and a GPU is that XeonPhi can,
with minor modifications, run software that was originally targeted to a standard
x86 CPU. Its architecture allows the use of standard programming languages and
APIs such as OpenMP. To access the PCIe-based add-on cards, Intel has devel-
oped the Manycore Platform Software Stack (MPSS) and the Coprocessor Offload
Infrastructure (COI) [26].
Intel COI is a software library designed to ease the development of software and
applications that run on Intel XeonPhi powered device. The COI model exposes a
pipelined programming model, which allows workloads to be run and data to be
moved asynchronously. Developers can configure one or more pipelines to interact
between sources and sinks. COI is a C-language API that interacts with workloads
through standard APIs. It can be used with any other programming models, e.g.,
POSIX threads.
Level-Zero for Intel XPUs Intel GPUs have been getting more powerful and
are strong contenders in the graphics and GPGPU space [66]. Apart from the
integrated graphics, Intel has revealed its discrete GPU architecture (Xe) targeted
for datacenter and HPC applications, e.g., being as the primary compute engine
for the Aurora supercomputer [36]. Figure 2 shows Intel’s OneAPI software stack to
unify programming across its compute product portfolio (CPUs, GPUs, NPUs and
FPGAs) with a single set of APIs [27]. At the low level, the Level-Zero API is to
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Domain Applications
Optimized Middleware and Frameworks
Data Parallel C++
(Intel SYCL)
One API Programming Interface
Direct Programming API-based Programming
MKL TBB
Intel 
Media SDK
MKL-DNN Parallel STLDLDT
DAAL MLSL
Host Interface Level-Zero Interface
CPU GPU AI NPU FPGA
Fig. 2 Intel’s OneAPI software stack. Reproduced from [27].
provide direct-to-metal interfaces to offload accelerator devices. This interface is
intended for providing explicit controls needed by higher-level runtime APIs and
libraries, e.g., OneAPI. Its design is initially influenced by other low-level APIs.
DirectCompute for GPUs Microsoft’s DirectCompute is an application pro-
gramming interface that supports running compute kernels on GPGPUs on Win-
dows. DirectCompute is part of the Microsoft DirectX collection of APIs.
DirectCompute exposes GPU’s compute functionality as a new type of shader
- the compute shader, which is very similar to the existing vertex, pixel and geom-
etry shaders, but with much more general purpose processing capabilities [4]. The
compute shader is not attached specifically to any stage of the graphics pipeline,
but interacts with the other stages via graphics resources such as render targets,
buffers and textures. Unlike a vertex shader, or a pixel shader, the compute shader
has no fixed mapping between the data it is processing and threads that are do-
ing the processing. The compute shader also allows unordered memory access, in
particular the ability to perform writes to any location in a buffer. The Direct-
Compute architecture shares a range of computational interfaces with NVIDIA’s
CUDA.
Renderscript for GPUs Many mobile phones have followed the same trend
of desktop architectures, integrating different types of processing units onto the
same chip. These new mobile phones include multi-core CPUs (e.g., Qualcomm
Snapdragon) as well as GPUs (e.g., ARM Mali or Qualcomm Adreno).
Google released Renderscript as an official GPU computing framework for An-
droid in 2011 [33]. Renderscript provides high performance and portability across
mobile hardware architectures. It provides three primary tools: a simple 3D ren-
dering API, a compute API similar to CUDA, and a C99-derived language.
2.1.3 A Unified Programming Model
The use of heterogeneous many-core architectures in high-performance computing
has attracted increasingly more interests, particularly due to the growth of graph-
ics processing units. Much of this growth has been driven by NVIDIA’s CUDA
ecosystem for developing GPGPU applications on NVIDIA GPUs. However, with
the increasing diversity of GPUs, including those from AMD, ARM, Intel and
Qualcomm, OpenCL (Open Computing Language) has emerged as an open and
vendor-agnostic standard for programming GPUs as well as other accelerating
devices such as APUs and FPGAs.
8 J. Fang et. al
Table 2 The OpenCL Implementations: Open- and closed-source
Developer SDK Hardware Operating System Version Open-Source
AMD OpenCL AMD ROCm AMD CPU/GPU/APU Linux/Windows 2.0 Y
NVIDIA OpenCL NVIDIA CUDA NVIDIA GPU Linux/Windows 1.2 N
Intel OpenCL Intel Intel SDK Intel CPU/GPU/MIC/FPGA Linux/Windows 2.1 Y
IBM OpenCL IBM IBM SDK IBM CPU/CEBA Linux 1.1 N
ARM OpenCL ARM ARM ARM CPU/Mali GPU Linux 1.2, 2.0 N
Qualcomm OpenCL Qualcomm Adreno GPU SDK Qualcomm Adreno GPU Andriod 2.0 N
TI OpenCL TI Processor SDK TI C66x DSP Linux 1.1 Y
ZiiLABS OpenCL ZiiLABS ZIILABS SDK ZMS StemCell processors Andriod N/A N
POCL Tampere U. POCL CPU/ASIP/NVIDIA GPU/HSA GPUs Linux/Windows 1.2, 2.0 Y
Clover OpenCL Denis Steck Mesa AMD GPU Linux 1.1 Y
FreeOCL zuzuf FreeOCL CPU Linux/Windows 1.2 Y
MOCL NUDT MOCL Matrix-2000 Linux 1.2 Y
SnuCL SNU SNUCL CPU/GPU/Cluster Linux 1.2 Y
OpenCL is an open programming standard that is maintained by the Khronos
group. Its API consists of a C library supporting device programming in the C99
or C++ language. An OpenCL application is composed of two parts: one or more
kernels and an OpenCL host program. The kernel specifies functions to be exe-
cuted in a parallel fashion on the processing cores. The host sets up the execution
environment, reads in data, and instantiates and enqueues the kernels to run.
Code Portability vs. Performance Portability
OpenCL stands out in its portability by defining an abstract execution model
and a platform model. Porting OpenCL to a new many-core device is a matter of
providing an implementation of the runtime library that conforms to the standard,
achieving the goal of code portability [90]. OpenCL applications written for one
vendor’s platform should run correctly on other vendors’ platforms, if they are not
using any vendor-proprietary or platform-specific extensions. The code portability
of OpenCL is ensured by Khronos’ certification program, which requires OpenCL
vendors to pass rigorous conformance tests on their platform before they claim it
is OpenCL “conformant” [11,40].
Different from code portability, OpenCL cannot guarantee the goal of perfor-
mance portability. This is because the hardware implementation of OpenCL is
vendor dependent. Different hardware vendors have their unique device architec-
tures. As a result, an OpenCL application written and optimized for one vendor’s
platform is unlikely to have the same performance as on other vendors’ plat-
forms [60]. To achieve portable performance, researchers have investigated various
techniques, which are discussed in Section 3.
Closed and Open-source Implementation Table 2 shows that there exist a va-
riety of OpenCL implementations. AMD is working on the “Boltzmann Initiative”
and the ROCm open compute platform, which contains its OpenCL implementa-
tion [18]. Furthermore, the Gallium Compute Project maintains an implementation
of OpenCL mainly for AMD Radeon GCN (formerly known as CLOVER [21]), and
it builds on the work of the Mesa project to support multiple platforms. Recently,
Intel has turned to implementing OpenCL for its CPUs, GPUs and FPGAs, and
made its partial implementation open to the public [22]. BEIGNET was an open-
source implementation of OpenCL released by Intel in 2013 for its GPUs (Ivy
Bridge and newer), but is now deprecated [19]. IBM once released its OpenCL
implementation for programming CEBA [62].
In recent years, the mobile system-on-chips (SOCs) have advanced significantly
in computing power. GPUs in the mobile SOCs are very powerful. To leverage the
computing power, mobile vendors enable OpenCL onto their hardware. ZiiLABS
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enabled OpenCL on the ZiiLABS platforms and released the ZiiLABS OpenCL
SDK [45]. This implementation aims to unlock the full potential of the StemCell
(SIMD) array architecture to deliver new levels of performance. ARM has also
implemented OpenCL for Mali GPUs [100]. Qualcomm provides the Qualcomm
Adreno SDK to take full advantage of the graphics and computation power pro-
vided by the Adreno GPU [11]. To facilitate seamless migration of applications
between TI SoCs, TI has customized OpenCL implementation for its SOCs (ARM
CPUs+TI DSP) [43].
There are several open-source implementations developed and maintained by
the academia. POCL is an implementation built on Clang and LLVM. It sup-
ports CPUs, TTA, NVIDIA GPUs, and the HSA-based architectures [120]. Based
on POCL, the researchers from National University of Defense Technology have
built an OpenCL implementation (MOCL) for the Matrix-2000 many-core architec-
ture [206] and the FT-1500A multi-core CPU [94]. With the help of the generic
C++ compilers, FreeOCL can supports a large range of multi-core CPUs [20].
SnuCL is an open-source OpenCL framework developed at Seoul National Univer-
sity. This framework stands out that it extends the original OpenCL semantics to
the heterogeneous cluster environment [123].
One OpenCL to Rule them All? It has been around ten years since the
birth of the OpenCL standard in 2009 [30, 145]. We had expected that, OpenCL
became the unified de facto standard programming model for heterogeneous many-
core processors, like OpenMP for multi-core CPUs [41] and MPI for large-scale
clusters [28]. However, this is not the case. The fact is that, CUDA has been the
de facto programming environment on GPGPUs for years. Table 1 shows that five
of the top ten supercomputers use GPGPU architectures and take CUDA as their
programming methodology.
We believe that there are several factors behind OpenCL’s tepid popularity.
The first factor is due to the diversity of many-core architectures in terms of pro-
cessing cores and memory hierarchies. For example, using scratch-pad memory has
been very popular in DSPs, game consoles (IBM Cell/B.E.), and graphic processor,
while caches are typically used in Intel XeonPhi. To be compatible with the di-
verse many-cores, the next version of the OpenCL standard will let more OpenCL
features become optional for enhanced deployment flexibility. The optionality in-
cludes both API and language features e.g., floating point precisions. By doing
so, we can enable vendors to ship functionality precisely targeting their customers
and markets [183]. The second factor is due to the commercial interests. The ven-
dors would prefer using a specialized programming model for their hardware and
building a complete software ecosystem. From the perspective of programmers,
we often choose to use the CUDA programming interface for NVIDIA GPU. This
is because NVIDIA optimize its CUDA software stack, and thus applications in
CUDA can often enable us to yield a better performance [91].
To summarize, OpenCL is eligible, yet not practical to be a unified programming
model for heterogeneous many-core architectures. For future, we argue that, neither
OpenCL nor CUDA dominates the programming range for heterogeneous many-
core architectures, but it is likely that they coexist. Our investigation work shows
that the low-level programming models share a common working paradigm, and
vendors would choose to support their unique one. Thereafter, they should develop
a complete ecosystem (e.g., domain libraries) around this programming model.
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2.2 High-level Parallel Programming Models
To lower programming barrier, various strategies have been proposed to improve
the abstraction level, i.e., high-level programming models. This is achieved by re-
defining programmers’ role and letting compilers and runtime systems take more
work. Ultimately, the high-level parallel programming models aim to free pro-
grammers from mastering the low-level APIs or performing architecture-specific
optimizations. There are five types of high-level programming models: (1) the
C++-based programming models, (2) the skeleton-based programming models, (3)
the STL-based programming models, (4) the directive-based programming models,
and (5) the domain-specific programming models.
2.2.1 C++-based Programming Models
SYCL is a cross-platform abstraction layer that builds on OpenCL’s concepts,
portability and efficiency for programming heterogeneous platforms in a single-
source style with standard C++. This programming model enables the host and
kernel code for an application to be contained in the same source file, and achieves
the simplicity of a cross-platform asynchronous task graph [17]. Intel has been
developing oneAPI that includes DPC++ (an implementation of SYCL with ex-
tensions) for its CPUs, GPUs and FPGAs [27]. C++ AMP (C++ Accelerated
Massive Parallelism) is a heterogeneous programming model based on C++. Built
upon DirectX11, this model uses parallel for each to instantiate device code, and
provides users with a C++ programming interface. Thus, the programmer can
write GPU code in a more concise and controlled way [102]. Inspired by C++
AMP and C++14, HC (Heterogeneous Computing) C++ API is a GPU-oriented
C++ compiler developed by AMD [24]. HC removes the “restrict” keyword, sup-
ports additional data types in kernels, and provides fine-grained control over syn-
chronization and data movement.
PACXX is a unified programming model for programming heterogeneous many-
core systems, to mitigate the issue of long, poorly structured and error-prone codes
in low-level programming models [106]. In PACXX, both host and device programs
are written in the C++14 standard, with all modern C++ features including type
inference (auto), variadic templates, generic lambda expressions, as well as STL
containers and algorithms. PACXX consists of a custom compiler (based on the
Clang front-end and LLVM IR) and a runtime system, which facilitate automatic
memory management and data synchronization [107,108].
Other C++-based parallel programming models include boost.compute [179],
HPL [187, 188], VexCL [82], hlslib for FPGAs [95], alpaka [204], and so on. By
respecting the philosophy of modern C++, these high-level programming mod-
els integrate the host code and the device code into a single C++ file, and use
a unified data structure to manage the buffer to avoid manual management of
data synchronization. By doing so, programmers can transparently use the paral-
lel computing resources of many-core architectures, without having to master their
details. An important feature of the C++-based parallel programming model is
that, it can form a natural match with other C++ programs, which facilitates
the development and composition of large-scale scientific computing applications,
significantly improving programmability and productivity.
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2.2.2 Skeleton-based Programming Models
Skeleton programming is a programming paradigm based on algorithmic skele-
ton [72]. A skeleton is a predefined “high-order function”, such as map, reduce, scan,
farm, and pipeline, which implements a common pattern of computation and/or
data dependence. Skeleton programming provides a high level of abstraction and
portability, with a quasi-sequential programming interface, as their implementa-
tions encapsulate all the underlying details and architecture features, including
parallelization, synchronization, communication, buffer management, accelerator
usage and many others.
SkePU is a skeleton programming framework based on the C++ template for
multi-core CPU and multi-GPU systems. This framework contains six data-parallel
and one task-parallel skeletons, and two generic container types. The backend
support of SkePU includes OpenMP, OpenCL and CUDA, where Clang is used to
facilitate the source-to-source code transformation [78]. The interface of SkePU2
is improved based on C++11 and variadic templates, and user-defined functions
are expressed with the lambda expression [89].
SkelCL is another skeleton library for heterogeneous platforms [177]. It pro-
vides programmers with vector data type, high-level data distribution mechanism
to enable the automatic buffer management, implicit data transfers between host
and accelerator. This aims to significantly simplify the programming of heteroge-
neous many-core systems. The SkelCL backend translates each skeleton into an
OpenCL kernel, and enables the SkelCL codes to run on both multi-core CPUs
and heterogeneous GPUs. This framework also supports automatic mapping of
tasks onto multiple devices [176].
Other skeleton-based programming models include Muesli [71], Marrow [144],
ParallelME [49, 65], etc. Compared with the C++-based programming models,
the skeleton programming model is lack of generality, i.e., some computing or
communication patterns are difficult to be represented by the builtin skeletons.
Thus we have to extend the existing skeletons when necessary. Programmers are
also responsible for synthesizing their target applications with builtin skeletons.
2.2.3 STL-based Programming Models
TBB (Threading Building Blocks) is a C++ template library developed by Intel
for parallel programming of its multi-core CPUs. It implements a set of algo-
rithm components (e.g., parallel for, parallel reduce) and a set of containers (e.g.,
concurrent queue, concurrent vector). The TBB runtime system is responsible for
managing and scheduling threads to execute tasks, and balancing the computing
loads between multi-cores by task stealing. By doing so, TBB aims to unbind pro-
grammers and the underlying hardware [126]. HPX (High Performance ParallelX)
is a generic C++ runtime system for parallel and distributed systems [114, 115].
By providing a unified programming interface, HPX can transparently use the un-
derlying hardware resources with an asynchronous multi-tasking mechanism. HPX
aims to be easy-to-use, and achieves high scalability and portability. HPX enables
the support of heterogeneous computing, by introducing the concepts of target,
allocator and executor within the hpx.compute subproject. The backend of the
computing platform includes CUDA, HCC and SYCL [73,116].
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Thrust is a C++ standard parallel template library for NVIDIA GPUs. It
implements four basic core algorithms for each, reduce, scan and sort [58]. By doing
so, users need not know how to map the calculation to the computing resources
(e.g., thread block size, buffer management, algorithm variant selection, etc.), but
only pay attention to the calculation itself. This approach can greatly improve
productivity. Thrust’s backend is based on CUDA, TBB, and OpenMP. Kokkos
allows programmers to write modern C++ applications in a hardware-agnostic
manner [87]. It is a programming model for parallel algorithms that use many-
core chips and share memory among those cores. This programming model includes
computation abstractions for frequently used parallel computing patterns, policies
that provide details for how those computing patterns are applied, and execution
spaces that denote on which cores the parallel computation is performed.
Other similar STL-based programming models include Microsoft’s PPL (Par-
allel Patterns Library) [9], RAJA [57], etc. This kind of programming model im-
plements the functions and their extensions in the standard C++ template library,
and provides concurrent data structures. Thus, this programming model can un-
bind the parallel programming itself with the underlying hardware resources. Pro-
grammers do not need to care about the details of the underlying architectures,
which effectively lowers the programming barrier.
2.2.4 Directive-based Programming Models
Another high-level programming models are based on directive annotations, in-
cluding both industry standardards (OpenMP [41], OpenACC [39], Intel LEO [26])
and academia-maintained efforts (OmpSs [86], XcalableMP [154], Mint [185], Open-
MDSP [113]). These programming models only have to add directive constructs
before the target code region, while the tasks of offloading, parallelization and opti-
mization are delegated to compilers and runtime systems. On one hand, program-
mers do not have to master a large number of architectural details, thus leading
to an improved productivity. On the other hand, programmers can annotate their
codes incrementally, which also lowers the barrier of debugging. Therefore, this
programming model enables the non-experts to enjoy the performance benefits of
heterogeneous many-cores without being entangled in the architecture details.
Multiple directive-based programming models can be mapped onto a single
many-core architecture. As we have mentioned in Section 2.1.2, programming the
Cell/B.E. processor is challenging. There is a significant amount of research in pro-
gramming models that attempts to make it easy to exploit the computation power
of the CEBA architecture. Bellens et al. present Cell superscalar (CellSs) which
addresses the automatic exploitation of the functional parallelism of a sequential
program through the different processing elements of the CEBA architecture [59].
Based on annotating the source code, a source-to-source compiler generates the
necessary code and a runtime library exploits the existing parallelism by building
a task dependency graph. The runtime takes care of task scheduling and data
movements between the different processors of this architecture. O’Brien et al.
explore supporting OpenMP on the Cell processor [156] based on IBM’s XL com-
piler, so that programmers can continue using their familiar programming model
and existing code can be re-used.
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2.2.5 Domain-Specific Programming Models
To achieve an even better performance and programmability, the domain-specific
programming models are preferred on heterogeneous many-cores.
Mudalige et al. propose a high-level programming framework, OPS, for multi-
block structural grid applications [5]. The frontend of OPS leverages a common
set of APIs for users, and the backend generates highly optimized device code
for target platforms. The OP2 framework is built upon OPS. The difference is that
OPS is suitable for dealing with multi-block structured grids, while OP2 is targeted
for unstructured grid applications [97]. AMGCL is a header-only C++ library for
solving large sparse linear systems with algebraic multigrid (AMG) method [81].
This library has a minimal dependency, and provides both shared-memory and dis-
tributed memory versions of the algorithms. It allows for transparent acceleration
of the solution phase with OpenCL, CUDA, or OpenMP [83].
Dubach et al. propose a new Java compatible object-oriented programming
language (Lime) [85]. It uses high-level abstractions to explicitly represent par-
allelism and computation. The backend compiler and runtime can automatically
manage the data mapping and generate OpenCL/CUDA code for GPUs. Halide
is a new language for generating efficient image processing code on heterogeneous
platforms and simplifying programming [163, 164]. Its frontend is embedded in
C++, while its backend includes x86, ARMv7, CUDA and OpenCL. Equally used
in image processing, KernelGenius is a high-level programming tool for EMM (ex-
plicitly managed memory many cores) [136]. Membarth has implemented a source-
to-source compiler, which translates a high-level description into low-level GPU
codes (OpenCL, CUDA or renderscript) [146, 147]. Sidelnik et al. have proposed
to implement a high-level programming language, Chapel, for controlling task
allocation, communication and data locality structure on multi-core CPUs and
GPUs. A program in Chapel can run on multiple platforms, and achieve the
same performance as CUDA programs [174]. Hong et al. describe Green-Marl,
a domain-specific language, whose high-level language constructs allow developers
to describe their graph analysis algorithms intuitively, but expose the data-level
parallelism inherent in the algorithms [118].
The deep learning frameworks (e.g., Tensorflow [46], PyTorch [160], and MXNet [70])
provide users with script or functional languages (e.g., Python, R, Scala, Julia) in
the frontend. These script languages are used to describe the workflow of training
or inference. At the backend, the frameworks dispatch tasks to the underlying het-
erogeneous systems (GPUs or FPGAs) via low-level or other high-level program-
ming models such as OpenCL, CUDA or SYCL. This whole process of mapping
tasks is transparent to users.
To sum up, the domain-specific programming models have the potential to
improve programmer productivity, to support domain-specific forms of modularity,
and to use domain-specific information to support optimizations [143]. Most of
these advantages are obtained by raising the language’s abstraction level with
domain-specic data types, operators, and control constructs. Although the domain-
specific programming models can generate efficient kernel code, they are limited
to specific application domains.
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3 Compiling Techniques for Improved Programmability and
Portability
Translating code in one programming model to another enables code reuse and
reduce the learning curve of a new computing language. Ultimately, code transla-
tion can improve programmability, portability, and performance. In this section,
we review the code translation techniques between parallel programming models
on heterogeneous many-core architectures.
3.1 C-to-CUDA
CUDA provides a multi-threaded parallel programming model, facilitating high
performance implementations of general-purpose computations on GPUs. How-
ever, manual development of high-performance CUDA code still requires a large
amount of effort from programmers. Programmers have to explicitly manage the
memory hierarchy and multi-level parallel view. Hence the automatic transforma-
tion of sequential input programs into parallel CUDA programs is of significant
interest.
Baskaran et al. describe an automatic code transformation system that gener-
ates parallel CUDA code from input sequential C code, for affine programs [56].
Using publicly available tools that have made polyhedral compiler optimization
practically effective, the authors develop a C-to-CUDA transformation system that
generates two-level parallel CUDA code that is optimized for efficient data access.
The performance of the automatically generated CUDA code is close to hand-
optimized versions and considerably better than their performance on multi-core
CPUs. Building on Baskaran’s experience, Reservoir Labs developed its own com-
piler based on R-Stream [137], which introduces a more advanced algorithm to
exploit the memory hierarchy.
PPCG Verdoolaege et al. address the compilation of a sequential program for par-
allel execution on a modern GPU [186]. They present a source-to-source compiler
(PPCG), which singles out for its ability to accelerate computations from any static
control loop nest, generating multiple CUDA kernels when necessary. The authors
introduce a multilevel tiling strategy and a code generation scheme for the paral-
lelization and locality optimization of imperfectly nested loops, managing memory
and exposing concurrency according to the constraints of modern GPUs.
Bones Nugteren et al. evaluate a number of C-to-CUDA transformation tools tar-
geting GPUs, and identify their strengths and weaknesses [155]. Then they address
the weaknesses by presenting a new classification of algorithms. This classification
is used in a source-to-source compiler (Bones) based on the algorithmic skeletons
technique. The compiler generates target code based on skeletons of parallel struc-
tures, which can be seen as parameterisable library implementations for a set of
algorithm classes. This compiler still requires some modifications to the original
sequential source code, but can generate readable code for further fine-tuning.
PIPS Non-polyhedral tools have also seen major developments. PIPS is an open-
source initiative developed by the HPC Project to unify efforts concerning compil-
ers for parallel architectures [32,48]. It supports the automatic integrated compila-
tion of applications for heterogeneous architectures including GPUs. The compiler
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uses abstract interpretation for array regions based on polyhedra, which allows
PIPS to perform powerful interprocedural analysis on the input code.
DawnCC Mendonca et al. argue that inserting pragmas into production code is
a difficult and error-prone task, often requiring familiarity with the target pro-
gram [148,151]. This difficulty restricts developers from annotating code that they
have not written themselves. Therefore, they provide a suite of compiler-based
methods and a tool, DawnCC, to mitigate the issue. The tool relies on symbolic
range analysis to achieve two purposes: populate source code with data transfer
primitives and to disambiguate pointers that could hinder automatic paralleliza-
tion due to aliasing.
3.2 CUDA-to-OpenCL
Restricted to NVIDIA GPUs, CUDA has the largest code base and high-performance
libraries. On the other hand, OpenCL is an open standard supported on a large
number of mainstream devices. With the great interest in OpenCL comes a chal-
lenge: manufacturers have a large investment in CUDA codes and yet would like to
take advantage of wider deployment opportunities afforded by OpenCL. Therefore,
an automated tool for CUDA-to-OpenCL translation is required.
SnuCL-Tr Kim et al. present similarities and differences between CUDA and
OpenCL, and develop an automatic translation framework between them [124].
SnuCL-Tr can achieve comparable performance between the original and target
applications in both directions. Given that each programming model has a large
user-base and code-base, this translator is useful to extend the code-base for each
programming model and unifies the efforts to develop applications.
CU2CL Gardner et al. summarize the challenges of translating CUDA code to its
OpenCL equivalence [96]. They develop an automated CUDA-to-OpenCL source-
to-source translator (CU2CL), to automatically translate three medium-to-large,
CUDA-optimized codes to OpenCL, thus enabling the codes to run on other GPU-
accelerated systems [145, 171]. Swan is tool used to ease the transition between
OpenCL and CUDA [112]. Different from CU2CL, Swan provides a higher-level
library that abstracts both CUDA and OpenCL, such that an application makes
calls to Swan and Swan takes care of mapping the calls to CUDA or OpenCL.
NMT Kim et al. present source-to-source translation between CUDA to OpenCL
using neural machine translation (NMT). To generate a training dataset, they ex-
tract CUDA API usages from CUDA examples and write corresponding OpenCL
API usages. With a pair of API usages acquired, they construct API usage trees
that help users find unseen usages from new samples and easily add them to a
training input [127].
O2render With a similar goal, Yang et al. introduces O2render, an OpenCL-to-
Renderscript translator that enables the porting of an OpenCL application to a
Renderscript application [201]. O2render automatically translates OpenCL kernels
to a Renderscript kernel.
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3.3 Directive-to-CUDA/OpenCL
Translating OpenMP-like codes into CUDA/OpenCL codes will not only reuse the
large OpenMP code base, but also lower their programming barrier.
OpenMP-to-CUDA Lee and Eigenmann present a framework for automatic
source-to-source translation of standard OpenMP applications into CUDA appli-
cations [133]. This translator aims to further improve programmability and make
existing OpenMP applications amenable to execution on GPGPUs. Later, they
propose a new programming interface, OpenMPC, which builds on OpenMP to pro-
vide an abstraction of CUDA and offers high-level controls of the involved param-
eters and optimizations [134].
OpenMP-to-OpenCL Kim et al. propose a framework that translates OpenMP
4.0 accelerator directives to OpenCL [125]. They leverage a run-time optimization
to automatically eliminates unnecessary data transfers between the host and the
accelerator.
OpenMP-to-LEO Managing data transfers between the CPU and XeonPhi and
optimizing applications for performance requires some amount of effort and exper-
imentation. Ravi et al. present Apricot, an optimizing compiler and productivity
tool for Intel XeonPhi that minimizes developer effort by automatically inserting
LEO clauses [165]. This optimizing compiler aims to assist programmers in porting
existing multi-core applications and writing new ones to take full advantage of the
many-core accelerator, while maximizing overall performance.
CUDA-lite CUDA programmers shoulder the responsibility of managing the code
to produce the desirable access patterns. Experiences show that such responsibility
presents a major burden on the programmer, and this task can be better performed
by automated tools. Ueng et al. present CUDA-lite, an enhancement to CUDA, as
one such tool [184]. This tool leverages programmers’ knowledge via annotations to
perform transformations and show preliminary results that indicate auto-generated
code can have performance comparable to hand-crafted codes.
hiCUDA Han et al. have designed hiCUDA [109,110], a high-level directive-based
language for CUDA programming. They develop a prototype compiler to facilitate
the translation of a hiCUDA program to a CUDA program. The compiler is able to
support real-world applications that span multiple procedures and use dynamically
allocated arrays.
CUDA-CHiLL The CHiLL developers extended their compiler to generate GPU
code with CUDA-CHiLL [169], which does not perform an automatic parallelization
and mapping to CUDA but instead offers high-level constructs that allow a user
or search engine to perform such a transformation.
3.4 Adapting CUDA/OpenCL to Multi-core CPUs
MCUDA is a source-to-source translator that translates CUDA to multi-threaded
CPU code [178]. This translator is built on Cetus [53], a source-to-source translator
framework for C and other C-based languages.
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CUDA-x86 by PGI allows developers using CUDA to compile and optimize their
CUDA applications to run on x86-based multi-core architectures [31]. CUDA-x86
includes full support for NVIDIA’s CUDA C/C++ language for GPUs. When run-
ning on x86-based systems without a GPU, CUDA applications can use multiple
cores and the streaming SIMD capabilities of Intel and AMD CPUs for parallel
execution.
Ocelot [84] is primarily a PTX-to-LLVM translator and run-time system that
can decide whether to run the PTX on a GPU device or on a CPU with just-in-
time (JIT) compilation. Ocelot is similar to MCUDA in that it allows for CUDA
kernels to be run on CPUs, but it takes the approach of performing translations
on lower-level bytecodes.
3.5 Supporting Multiple Devices
The interest in using multiple accelerating devices to speed up applications has
increased in recent years. However, the existing heterogeneous programming mod-
els (e.g., OpenCL) abstract details of devices at the per-device level and require
programmers to explicitly schedule their kernel tasks on a system equipped with
multiple devices. This subsection examines the software techniques of extending
parallel programming models to support multiple devices.
GPUSs The GPU Superscalar (GPUSs) is an extension of the Star Superscalar
(StarSs) programming model that targets application parallelization on platforms
with multiple GPUs [51]. This framework deals with architecture heterogeneity and
separate memory spaces, while preserving simplicity and portability.
VirtCL You et al. propose a framework (VirtCL) that reduces the programming
burden by acting as a layer between the programmer and the native OpenCL run-
time system. VirtCL abstracts multiple devices into a single virtual device [202].
This framework comprises two main software components: a front-end library,
which exposes primary OpenCL APIs and the virtual device, and a back-end run-
time system (CLDaemon) for scheduling and dispatching kernel tasks based on a
history-based scheduler.
OpenMP extension Yan et al. explore support of multiple accelerators in high-
level programming models by extending OpenMP to support offloading data and
computation regions to multiple accelerators [200]. These extensions allow for dis-
tributing data and computation among a list of devices via easy-to-use interfaces,
including specifying the distribution of multi-dimensional arrays and declaring
shared data regions.
OpenACC-to-CUDA Komoda et al. present an OpenACC compiler to run sin-
gle OpenACC programs on multiple GPUs [129]. By orchestrating the compiler
and the runtime system, the proposed system can efficiently manage the necessary
data movements among multiple GPUs memories. The authors extend a set of
directives based on the standard OpenACC API to facilitate communication op-
timizations. The directives allow programmers to express the patterns of memory
accesses in the parallel loops to be offloaded. Inserting a few directives into an
OpenACC program can reduce a large amount of unnecessary data movements.
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Fig. 3 Exploit pipeline parallelism by temporal sharing. Reproduced from [205].
4 Optimization Techniques for Minimizing the Host-Accelerator
Communication
While the heterogeneous many-core design offers the potential for energy-efficient,
high-performance computing, software developers are finding it increasingly hard
to deal with the complexity of these systems [91,150]. In particular, programmers
need to effectively manage the host-device communication, because the commu-
nication overhead can completely eclipse the benefit of computation offloading if
not careful [61,67,92,101]. Gregg and Hazelwood have shown that, when memory
transfer times are included, it can take 2x–50x longer to run a kernel than the
GPU processing time alone [101].
Various parallel programming models have introduced the streaming mecha-
nism to amortize the host-device communication cost [153]. It works by parti-
tioning the processor cores to allow independent communication and computation
tasks (i.e., streams) to run concurrently on different hardware resources, which
effectively overlaps the kernel execution with data movements. Representative
heterogeneous streaming implementations include CUDA Streams [29], OpenCL
Command Queues [30], and Intel’s hStreams [93,119,138,139,153,205]. These im-
plementations allow the program to spawn more than one stream/pipeline so that
the data movement stage of one pipeline overlaps the kernel execution stage of
another.
4.1 The Streaming Mechanism
The idea of heterogeneous streams is to exploit temporal and spatial sharing of
the computing resources.
Temporal Sharing. Code written for heterogeneous computing devices typically
consists of several stages such as host-device communication and computation.
Using temporal sharing, one can overlap some of these stages to exploit pipeline
parallelism to improve performance. This paradigm is illustrated in Figure 3. In
this example, we can exploit temporal sharing to overlap the host-device com-
munication and computation stages to achieve better runtime when compared to
execute every stage sequentially. One way of exploiting temporal sharing is to
divide an application into independent tasks so that they can run in a pipeline
fashion.
Note that the PPE and SPEs of Cell/B.E. share the same memory space, and
thus there is no need of host-accelerator communication [69]. But each SPE has
a channel/DMA transport for controlling input and output. To prevent memory
stalls, we can take advantage of the DMA engines by adopting a double-buffer ap-
proach to overlap computations on the previously fetched datablocks with transfers
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Fig. 4 Spatial sharing. The circles represent processing cores, Tx represents a task, and Px
represents a partition.
of subsequent data blocks to and from memory. We regard that this is a special
case of temporal sharing.
Spatial Sharing. Using multiple streams also enjoys the idea of resource par-
titioning. That is, to partition the resource (e.g., processing cores) into multiple
groups and map each stream onto a partition. Therefore, different streams can
run on different partitions concurrently, i.e., resource spatial sharing. Nowadays
accelerators have a large number of processing units that some applications can-
not efficiently exploit them for a given task. Typically, we offload a task and let it
occupy all the processing cores. When using multiple streams, we divide the pro-
cessing cores into multiple groups (each group is named as a partition). Figure 4
shows that a device has 16 cores and is logically divided into four partitions (P0,
P1, P2, P3). Then different tasks are offloaded onto different partitions, e.g., T0,
T1, T2, T3 runs on P0, P1, P2, P3, respectively. In this way, we aim to improve the
device utilization.
4.2 Intel hStreams
Intel hStreams is an open-source streaming implementation built on the COI pro-
gramming model [153]. At its core is the resource partitioning mechanism [119].
At the physical level, the whole device is partitioned into multiple groups and
thus each group has several processing cores. At the logical level, a device can be
seen as one or more domains. Each domain contains multiple places, each of which
then has multiples streams. The logical concepts are visible to programmers, while
the physical ones are transparent to them and the mapping between them are
automatically handled by the runtime.
hStreams is implemented as a library and provides users with APIs to access
coprocessors/accelerators efficiently. Programming with hStreams resembles that
in CUDA or OpenCL. Programmers have to create the streaming context, move data
between host and device, and invoke kernel execution. And they also have to split
tasks to use multiple streams. Figure 5 gives a simplified code example written
with Intel’s hStreams APIs. At line 2, we initialize the stream execution by set-
ting the number of partitions and tasks/streams per partition. This initialization
process essentially creates multiple processor domains and determines how many
logical streams can run on a partition. In the for loop (lines 7-14) we enqueue
the communication and computation tasks to a number of streams identified by
the stream id variable. In this way, communication and computation of different
streams can be overlapped during execution (temporal sharing); and streams on
different processor domains (or partitions) can run concurrently (spatial sharing).
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1 // s e t t i n g the pa r t i t i on−s i z e and task g r anu l a r i t y
hStreams app init ( partit ion size , streams p part ) ;
3
// stream queue id
5 stream id = 0 ;
for ( . . . ) {
7 //enquque host−dev i ce t r a n s f e r to cur rent stream
hStreams app xfer memory ( , , , stream id , HSTR SRC TO SINK , . . . ) ;
9 . . .
// enqueue computation to the cur rent stream
11 hStreams EnqueueCompute ( stream id , ” ke rne l 1 ” , . . . ) ;
. . .
13 //move to the next stream
stream id = ( stream id++) % MAX STR;
15 }
// t r a n s f e r data back to host
17 hStreams app xfer memory ( , , , HSTR SINK TO SRC , . . . ) ;
Fig. 5 Example hStreams code.
4.3 Performance Modelling for Streaming Programs
The previous work have demonstrated that choosing a right stream configuration
has a great impact on the resultant performance [93, 205]. And the best configu-
ration must be determined on a per-program and per-dataset basis. Attempting
to find the optimal configuration through an exhaustive search would be ineffec-
tive, and the overhead involved would be far bigger than the potential benefits.
Therefore, building models for heterogeneous streaming programs is of great sig-
nificance.
4.3.1 Hand-Crafted Analytical Models
Gomez-Luna et al. present performance models for asynchronous data transfers on
GPU architectures [98]. The models permit programmers to estimate the optimal
number of streams in which the computation on the GPU should be broken up.
Werkhoven et al. present an analytical performance model to indicate when to
apply which overlapping method on GPUs [197]. The evaluation results show that
the performance model is capable of correctly classifying the relative performance
of the different implementations. Liu et al. carry out a systematic investigation into
task partitioning to achieve maximum performance gain for AMD and NVIDIA
GPUs [142]. This approach is not ideal, as it is not only complex to develop the
analytical models, but is likely to fail due to the variety of programs and the
ever-changing hardware architecture. That is, these hand-crafted models have the
drawback of being not portable across architectures as the model is tightly coupled
to a specific many-core architecture.
4.3.2 Machine-Learning based Models
Researchers have also exploited the machine learning techniques to automatically
construct a predictive model to directly predict the best configuration [205, 207].
This approach provides minimal runtime, and has little development overhead
when targeting a new many-core architecture. This is achieved by employing ma-
chine learning techniques to automatically construct a predictive model to decide
at runtime the optimal stream configuration for any streamed application. The
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predictor is first trained off-line. Then, using code and dynamic runtime features
of the program, the model predicts the best configuration for a new, unseen pro-
gram. This approach can avoid the pitfalls of using a hard-wired heuristic that
requires human modification every time when the architecture evolves, where the
number and the type of cores are likely to change from one generation to the next.
Experimental results XeonPhi and GPGPUs have shown that this approach can
achieve over 93% of the Oracle performance [207].
5 A Vision for the Next Decade
Given the massive performance potential of heterogeneous many-core hardware
design, it is clear that future computing hardware will be increasingly specialized
and diverse. As the hardware design keeps evolving, so does the software devel-
opment systems and the programming model. In this section, we discuss some
challenges and open research directions for future parallel programming models.
A holistic solution. China, US, Japan and EUROPE are currently working to-
wards the exascale computing. The design and construction of an exascale ma-
chine will be built based on heterogeneous many-core architectures of various
forms [140]. This achievement will require significant advances in the software
paradigm and require that parallelism in control and data be exploited at all pos-
sible levels. Therefore, the dominant design parameter will shift from hardware to
system software and in particular, parallel programming systems [79]. We envision
that a hierarchy of programming models have to be implemented as well as the
equipment of expert optimized libraries. Low-level programming models should be
implemented, but are not suggested to be exposed to programmers. Instead, the
high-level programming models and highly optimized domain libraries are exposed
as the programming interface. Intel’s OneAPI is one of such examples [27].
Pattern-aware parallel programming. Parallel programming based on pat-
terns (such as map/reduce and pipeline) or algorithmic skeletons (Section 2.2.2),
where programmers write algorithmic intents that abstract away parallelization,
heterogeneity, and reliability concerns, offer a partial solution for programming
heterogeneous parallel systems [80]. As can been from Section 2.2, this is an es-
sential feature of high-level parallel programming models. The key to the success
of pattern-based parallel programming is to have a fully-supported development
toolchain for code optimization, debugging and performance diagnosis. The cur-
rent compiler implementation is oblivious to the high-level algorithmic intents
expressed in the patterns, leading to disappointing performance, discouraging the
adoption of pattern-based parallel programming. For example, a sequential loop
that adds one to an integer literal one million times will be optimized away at
compile time. However, if we implement it as a parallel pipeline pattern, existing
compilers, including leading industrial parallel compilers, Intel TBB on ICC and
Go, would fail to merge the trivial pipeline elements. As a result, the pattern-based
implementation takes minutes to run, not nanoseconds1, leading to a massive slow-
down over the sequential version. The issue arises from the fact that current com-
pilers are oblivious to parallel patterns. A parallel construct encodes the sequential
semantics of the program, but this is lost to the compiler. If the compiler knew
1 Code is available at: https://goo.gl/y7bBdN.
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the sequential semantics, it can then dynamically merge small pipeline elements.
If we can do these, the primary barrier to adopting pattern-based programming
would be torn down.
Machine learning based program tuning. Programmers are faced with many
decisions when writing heterogeneous programs, such as selecting an optimal thread
configuration [77] and/or selecting a right code variant [152]. This is due to the
profound differences in many-core architectures, programming models and input
applications [54]. By default, the runtime system of high-level programming mod-
els has to assist users in automating these online decisions. If a wrong configu-
ration is selected, the overall performance will be significantly decreased. There-
fore, it is significant to design a model to help programmers to automatically
choose a reasonable configuration, i.e., automated performance tuning, which is
regarded to have the potential to dramatically improve the performance porta-
bility of petascale and exascale applications [54]. A key enabling technology for
optimizing parallel programs is machine learning. Rather than hand-craft a set
of optimization heuristics based on compiler expert insight, learning techniques
automatically determine how to apply optimizations based on statistical mod-
elling and learning [189, 190]. This provides a rigorous methodology to search
and extract structure that can be transferred and reused in unseen settings. Its
great advantage is that it can adapt to changing platforms as it has no a priori
assumption about their behaviour. There are many studies showing it outper-
forms human-based approaches. Recent work shows that it is effective in per-
forming parallel code optimization [68, 75, 76, 104, 157, 193, 195], performance pre-
dicting [192, 208], parallelism mapping [103, 180, 182, 191, 194–196, 207], and task
scheduling [88, 166–168, 170, 203]. As the many-core design becomes increasingly
diverse, we believe that the machine-learning techniques provide a rigorous, au-
tomatic way for constructing optimization heuristics, which is more scalable and
sustainable, compared to manually-crafted solutions.
6 Conclusions
This article has introduced programming models for heterogeneous many-core ar-
chitectures. Power, energy and thermal limits have forced the hardware industry to
introduce heterogeneous many-cores built around specialized processors. However,
developers are struggling to manage the complexity of heterogeneous many-core
hardware. A crisis is looming as these systems become pervasive. As such, how
to enable developers to write and optimize programs for the emerging heteroge-
neous many-core architectures has generated a large amount of academic interest
and papers. While it is impossible to provide a definitive cataloger of all research,
we have tried to provide a comprehensive and accessible survey of the main re-
search areas and future directions. As we have discussed in the article, this is a
trustworthy and exciting direction for systems researchers.
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